Design of fast core-node processor for packet-forwarding without header modification in optical networks

W. M. Wong; K. J. Blow

Design of fast core-node processor for packet-forwarding without header modification in optical networks

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

Abstract

We present a design of a fast all-optical core-node processor that performs packet-forwarding in optical networks without header-modification. The design is based on bit-serial architecture using TOADs as logic-gates that perform modulo-arithmetic to forward packets.

Original language	English
Pages (from-to)	1650-1651
Number of pages	2
Journal	Trends in Optics and Photonics
Volume	88
Publication status	Published - 1 Jan 2003

Cite this

@article{94c5c3a6a89c485c8275d991c063c521,

title = "Design of fast core-node processor for packet-forwarding without header modification in optical networks",

abstract = "We present a design of a fast all-optical core-node processor that performs packet-forwarding in optical networks without header-modification. The design is based on bit-serial architecture using TOADs as logic-gates that perform modulo-arithmetic to forward packets.",

author = "Wong, {W. M.} and Blow, {K. J.}",

year = "2003",

month = jan,

day = "1",

language = "English",

volume = "88",

pages = "1650--1651",

journal = "Trends in Optics and Photonics",

issn = "1094-5695",

}

TY - JOUR

T1 - Design of fast core-node processor for packet-forwarding without header modification in optical networks

AU - Wong, W. M.

AU - Blow, K. J.

PY - 2003/1/1

Y1 - 2003/1/1

N2 - We present a design of a fast all-optical core-node processor that performs packet-forwarding in optical networks without header-modification. The design is based on bit-serial architecture using TOADs as logic-gates that perform modulo-arithmetic to forward packets.

AB - We present a design of a fast all-optical core-node processor that performs packet-forwarding in optical networks without header-modification. The design is based on bit-serial architecture using TOADs as logic-gates that perform modulo-arithmetic to forward packets.

UR - http://www.scopus.com/inward/record.url?scp=8744251395&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:8744251395

SN - 1094-5695

VL - 88

SP - 1650

EP - 1651

JO - Trends in Optics and Photonics

JF - Trends in Optics and Photonics

ER -

Design of fast core-node processor for packet-forwarding without header modification in optical networks

Abstract

Other files and links

Fingerprint

Cite this